
# Resource sharing

# Giovanni De Micheli Integrated Systems Laboratory







#### **Module 1**

#### u **Objectives**

- s Motivation and problem formulation
- s Flat and hierarchical graphs
- Functional and memory resources
- s Extension to module selection

### Allocation and binding

#### u Allocation:

s Number of resources available

### u Binding:

s Relation between operations and resources

### u Sharing:

s Many-to-one relation

### u Optimum binding/sharing:

s Minimize the resource usage

### **Binding**

### u Limiting cases:

- s Dedicated resources
  - t One resource per operation
  - t No sharing
- s One multi-task resource
  - t **ALU**
- s One resource per type

### **Optimum sharing problem**

- u Scheduled sequencing graphs
  - s Operation concurrency is well defined
- u Consider operation types independently
  - s Problem decomposition
  - s Perform analysis for each resource type


### **Compatibly and conflicts**

- Operation compatibility:
  - Same type
  - Non concurrent


t1	x=a+b	y=c+d	1	2
t2	s=x+y	t=x-y	3	4
t3	z=a+t		5	

- □ Compatibility graph:
  - Vertices: operations
  - Edges: compatibility relation
- □ *Conflict* graph:
  - Complement of compatibility graph

#### **Compatibility graph**




#### **Conflict graph**




t1	x=a+b	y=c+d	1	2
t2	s=x+y	t=x-y	3	4
t3	z=a+t		5	·


#### Conflict



Compatibility




Coloring



ALU1: 1,3,5 ALU2: 2,4

**Partitioning** 



### **Compatibility and conflicts**

### u Compatibility graph:

- s Partition the graph into a minimum number of cliques
- s Find clique cover number k (G+)

### u Conflict graph:

- s Color the vertices by a minimum number of colors.
- s Find the chromatic number x (G\_)

#### u Intractable problems:

s Heuristic algorithms

# Data-flow graphs (flat sequencing graphs)

### u The compatibility/conflict graphs have special properties:

- s Compatibility
  - t Comparability graph
- s Conflict
  - t Interval graph

### u Polynomial time solutions:

- s Golumbic's algorithm
- s Left-edge algorithm

### **Perfect graphs**


### u **Comparability graph**:


s Graph G (V, E) has an orientation G (V, F) with the transitive property

$$(v_i, v_j) \in F$$
 and  $(v_j, v_k) \in F \rightarrow (v_i, v_k) \in F$ 

### u Interval graph:

- s Vertices correspond to intervals
- s Edges correspond to interval intersection
- s Subset of chordal graphs
  - t Every loop with more than three edges has a chord






### Left-edge algorithm

#### u Input:


- s Set of intervals with left and right edge
  - t Start and Stop times
- s A set of *colors* (initially one color)

#### u Rationale:


- s Sort intervals in a list by left edge
- s Assign non overlapping intervals to first color using the list
- s When possible intervals are exhausted, increase color counter and repeat




Conflict graph



Colored conflict graph







### Left-edge algorithm

```
LEFT_EDGE(I) {
 Sort elements of I in a list L in ascending order of I_i;
 c = 0;
while (some interval has not been colored) do {
          S = \emptyset;
          r = 0:
          while ( exists s \in L such that I_s > r) do {
                       s = First element in the list L with I_s > r;
                       S = S \cup \{s\};
                       r = r_s;
                       Delete s from L;
          c = c + 1;
          Label elements of S with color c;
```

### Hierarchical sequencing graphs

- u Hierarchical conflict/compatibility graphs:
  - s Easy to compute
  - s Prevent sharing across hierarchy
- **u** Flatten hierarchy:
  - s Bigger graphs
  - s Destroy nice properties





### Register binding problem

#### u Given a schedule:

- s Lifetime intervals for variables
- s Lifetime overlaps

### u Conflict graph (interval graph):

- s Vertices ↔ variables
- s Edges ↔ overlaps
- s Interval graph

### u Compatibility graph (comparability graph):

s Complement of conflict graph

### Register sharing in data-flow graphs

#### u Given:


s Variable lifetime conflict graph

#### u Find:

s Minimum number of registers storing all the variables


### u Key point:

- s Interval graph
  - t Left-edge algorithm (polynomial-time complexity)





# Register sharing general case

- u Iterative conflicts:
  - s Preserve values across iterations
  - s Circular-arc conflict graph
    - t Coloring is intractable
- u Hierarchical graphs:
  - s General conflict graphs
    - t Coloring is intractable
- u Heuristic algorithms




# **Example Variable-lifetimes and circular-arc conflict graph**





### **Bus sharing and binding**

- u Find the *minimum number of busses* to accommodate all data transfer
- u Find the *maximum number of data transfers* for a fixed number of busses
- u Similar to memory binding problem



- u One bus:
  - s 3 variables can be transferred
- u Two busses:
  - s All variables can be transferred

### Module selection problem

- u Extension of resource sharing
  - s Library of resources:
  - s More than one resource per type
- u Example:
  - s Ripple-carry adder (small and slow)
  - s Carry look-ahead adder (big and fast)
- u Resource modeling:
  - s Resource subtypes with
    - t (area, delay) parameters


#### Module selection solution

#### u ILP formulation:


- s Decision variables
  - t Select resource sub-type
  - t Determine ( area, delay )

#### u Heuristic algorithm

- s Determine minimum latency with fastest resource subtypes
- s Recover area by using slower resources on non-critical paths



- u Multipliers with:
  - s (Area, delay) = (5,1) and (2,2)
- u Latency bound of 5



- Latency bound of 4
  - s Fast multipliers for  $\{v_1, v_2, v_3\}$
  - s Slower multiplier can be used elsewhere
    - t Less sharing
- u Minimum-latency design uses fast multipliers only
  - s Impossible to use slow multipliers


### **Module 2**

### u **Objectives**

- s Data path generation
- s Control synthesis


### Data path synthesis

- u Applied after resource binding
- **u** Connectivity synthesis:
  - s Connection of resources to *multiplexers busses* and *registers*
  - s Control unit interface
  - s I/O ports
- u Physical data path synthesis
  - s Specific techniques for regular datapath design
    - t Regularity extraction



### **Control synthesis**

- u Synthesis of the control unit
- u Logic model:
  - s Synchronous FSM
- u Physical implementation:
  - s Hard-wired or distributed FSM
  - s Microcode



### **Summary**

- Resource sharing is reducible to vertex coloring or to clique covering:
  - s Simple for flat graphs
  - s Intractable, but still easy in practice, for other graphs
  - s Resource sharing has several extensions:
    - † Module selection
- u Data path design and control synthesis are conceptually simple but still important steps in synthesis
  - s Generated data path is an interconnection of blocks
  - s Control is one or more finite-state machines